MIT researchers group have developed a software simulation system to evaluate multi-core chip designs more accurately. According to the researchers group, the software simulator system, dubbed Hornet, MIT researchers group Added, MIT researchers group Added, models the performance of multi-core chips and scales up to 1,000 of cores. At the International Symposium on Networks On Chip in 2011, the MIT group won the best paper prize for their work. MIT researchers group Added, presents an enhanced version of the simulator in the forthcoming issue of IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems that factors in power consumption as well as patterns of communications between cores, the processing times of individual tasks, and memory-access patterns. MIT researchers group Added, To maintain accuracy of simulation and achieve reasonable run times researchers typically use models of processor cores implemented on programmable chips. To finish in a reasonable time software-only simulations have to sacrifice accuracy and precision.
Hornet sits between the two approaches, according to Myong Hyon Cho, a PhD student in MIT's department of electrical engineering and computer science (EECS) and one of Hornet's developers. It is intended to complement the other two approaches. Although Hornet is slower than some predecessors it can provide cycle-accurate simulation of chips with 1,000 cores. Cycle accuracy is important to catch race and deadlock conditions. Hornet has already proved itself in the simulation of an architecture in which tasks are handed out to cores holding relevant data – rather than moving data to cores running particular tasks. Hornet found a deadlock condition. The researchers also proposed a way to avoid it—and demonstrated that their proposal worked with another Hornet simulation. Hardware-based simulators cannot be reprogrammed so easily. Hornet could have advantages in situations where "you want to test out several ideas quickly, with good accuracy," according to Edward Suh, an assistant professor of electrical and computer engineering at Cornell University, whose group used an early version of Hornet. However, because Hornet is slower than either hardware-accelerated simulation or less-accurate software simulation it does tend to be used to simulate small parts of an application.